We directly image hot spot formation in functioning mono-and bilayer graphene field effect transistors (GFETs) using infrared thermal microscopy. Correlating with an electrical-thermal transport model provides insight into carrier distributions, fields, and GFET power dissipation.
Power dissipation is a key challenge in modern and future electronics. 1, 2 Graphene is considered a promising new material in this context, with electrical mobility and thermal conductivity over an order of magnitude greater than silicon. 3, 4 Graphene is a two-dimensional crystal of sp 2 -bonded carbon atoms, whose electronic properties can be tuned with an external gate. 5, 6 By varying the gate voltage (V G ) with respect to source (S) or drain (D) terminals, as labeled in Fig. 1 , the electron and hole densities can be altered, resulting in an ambipolar GFET. 7 At large sourcedrain voltage bias (V SD ), the electrostatic potential varies significantly along the channel, leading
to an inhomogeneous distribution of carrier types, densities, and drift velocities. The power dissipated is related to the local current density (J) and electric field (F) in samples larger than the carrier mean free paths (P' = J⋅F). 8 Thus, a GFET with large applied bias should have regions of varying power dissipation, tied to the local charge density and electrostatic profile.
Two recent studies 9, 10 have revealed the effect of Joule heating in monolayer graphene using Raman thermometry. However, the small size of devices investigated (1-2 μm) did not allow detailed spatial imaging. In this work, we utilize sufficiently large samples (~25 μm) and use infrared (IR) thermal microscopy to observe clear spatial variations of dissipated power, in both monolayer and bilayer graphene devices. In addition, we introduce a comprehensive simulation approach which reveals the coupling of electrostatics, charge transport and thermal effects in
GFETs. The combination of thermal imaging and self-consistent modeling also provides a noninvasive method for in situ studies of transport and power dissipation in such devices.
We prepared mono-and bilayer GFETs, as shown in Fig. 1b and described in the Supplementary Information. For consistency, we refer to the ground electrode as the drain and the biased electrode as the source regardless of the majority carrier type or direction of current flow.
Sheet resistance vs. gate voltage (R S -V GD-0 ) measurements are shown in Fig. 1c , at low bias (V SD = 20 mV). Here, we subtract the so-called Dirac voltage (V 0 ) which is the gate voltage at the charge neutrality point. Gate voltages lower and higher than V 0 provide holes and electrons as the majority carriers, respectively. 11 At low bias the graphene sheet resistance is given by R S = 1/[qμ 0 (n + p)], where μ 0 is the low-field mobility, n and p are the electron and hole carrier densities per unit area, respectively, and q is the elementary charge. Our new charge density model takes into account thermal generation 12 (n th ) and residual puddle density 13 (n pd ) as detailed further below. At high temperatures in our measurements the former often dominates. The fit in Fig. 1c is obtained with R = R C + R S L/W, where R C = 300 Ω is the measured contact resistance, L and W are the length and width of the GFET. Good agreement is obtained, with only two fitting parameters μ 0 = 3590 cm 2 V -1 s -1 and n pd = 1.2×10 11 cm -2 , consistent with previous reports. 13, 14 We note that at low V SD bias the electrostatic potential and Fermi level are nearly flat along the graphene, and the charge density is constant and determined only by the gate voltage, impurities, and temperature.
On the other hand, a large V SD bias induces a significant spatial variation of the potential in the GFET. This leads to changes in carrier density, electric field, and power dissipation along the channel. In turn, this results in a spatial modulation of the device temperature, as revealed by our IR microscopy. We first consider the monolayer graphene device, as shown in Figs. 1d and 2.
The temperature profiles along the graphene channel are displayed in Fig. 1d with various V SD at V GD-0 = -33 V (strongly hole-doped transport), and the temperature increases linearly with applied power as expected (see Fig. 1d inset). Figure 2 shows imaged temperature maps with distinct hot spots that vary along the channel with the applied voltage (also see supplementary movie file 15 ). This implies that the primary heating mechanism is due to energy loss by carriers within the graphene channel, and not due to contact resistance. However, we note the raw temperature reported by the IR microscope is lower than the actual GFET temperature, and must be corrected before being compared with our simulation results below. 16 Figures 2a-c show raw thermal IR maps of the monolayer GFET for V GD-0 = -3.7 V, 3 V, and 12.2 V with V SD = 10 V, 12 V, and 10 V, respectively. These represent three scenarios, i.e. (a) unipolar hole-majority channel, (b) ambipolar conduction, and (c) unipolar electron-majority channel. In the hole-doped regime, at V GD-0 = -3.7 V (Figs. 2a,d,g ), the hole density is minimum near the drain and a hot spot develops there (left side). As the back-gate voltage increases to V GD-0 = 3 V (Figs. 2b,e,h), the graphene becomes electron-doped at the drain.
Given that V SD = 12 V, the region near the source remains hole-doped as
This is an ambipolar conduction mode, with electrons as majority carriers near the drain, and holes near the source as indicated by the block arrows in Fig. 2b . The minimum charge density point is now towards the middle of the channel, with the hot spot correspondingly shifted. At
,f,i) electrons are majority carriers throughout the graphene channel, and the hot spot forms near the source electrode (right side). In other words, as the gate voltage changes, the device goes from unipolar hole to ambipolar electron-hole and finally unipolar electron conduction, with the hot spot shifting from near the drain to near the source. This is precisely mirrored in the temperature profiles along the graphene channel, as shown in Fig. 2d -f (lower panels).
To obtain a quantitative understanding of this behavior, we introduce a new model of monolayer and bilayer GFETs by self-consistently coupling the current continuity, thermal, and electrostatic (Poisson) equations. This is a drift-diffusion approach 8, 17 suitable here due to the large scale (~25 μm) and elevated temperatures of the GFET, with carrier mean free paths much shorter than other physical dimensions. For example, the electron mean free path may be estimated as 18 l n ≈ (h/2q)μ(n/π) 1/2 ≈ 30 nm, for typical n = 5 × 10 11 cm -2 and μ = 3600 cm 2 /V⋅s in our samples. The phonon mean free path has been estimated at 19 l ph ≈ 0.75 μm in freely suspended graphene, although it is likely to be lower in graphene devices operated a high bias and high temperature on SiO 2 substrates. Both figures are much shorter than the device dimensions.
We set up a finite element grid along the GFET, with x = 0 at the left electrode edge and x = L at the right electrode. The left electrode is grounded and all voltages are written with respect to it. The electron (n x ) and hole (p x ) charge densities, velocity (v x ), field (F x ), potential (V x ) and temperature (T x ) along the graphene sheet are computed iteratively until a self-consistent solution is found. The "x" subscript denotes all quantities are a function of position along the graphene device. We note that the temperature influences 20 the charge density by changing the intrinsic carriers through thermal generation. 12 This is particularly important when the local potential (V x ) along the graphene is near the Dirac point, and the carrier density is at a minimum. We also note that both electron and hole components of the charge density are self-consistently taken into account. The model properly "switches" from electron-to hole-majority carriers with the local potential along the graphene, yielding the correct ambipolar behavior of the GFET.
Starting from grid element x = 0, the current continuity condition gives:
where the subscript x is the position along the x-axis. The carrier densities per unit area are given
]/2, where upper (lower) signs correspond to holes (electrons).
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Here n cvx = C ox (V 0 -V Gx )/q, C ox = ϵ ox /t ox is the SiO 2 capacitance per unit area, and
is the potential difference between the back-gate and graphene channel at position x. The intrinsic carrier concentration is 21 n ix 2 ≈ n th 2 + n pd 2 , where n th = (π/6)(k B T x /ℏv F ) 2 are the thermally excited carriers in monolayer graphene, 12 n pd is the residual puddle concentration, 13 and T x is the temperature at position x. In bilayer graphene, n th = (2m * /πħ 2 )k B T x ln(2) due to the near-parabolic bands. 22 The velocity (v x ) is obtained from the current and charge, and the local field (F x ) is calculated from the velocity-field relation 7 , 17, 23
which includes the velocity saturation v sat discussed below. The Poisson equation then relates the field to the potential along the graphene 17 as F x = ∂V x /∂x. To include temperature we also selfconsistently solve the heat equation along the GFET as:
where P x ' = I D F x is the Joule heating rate in units of Watts per unit length, A = WH is the graphene cross-section (monolayer "thickness" H = 0.34 nm), k is the graphene thermal conductivity, g is thermal conductance to the substrate per unit length, and T 0 is the ambient temperature.
Interestingly, we note that the device simulations here are quite insensitive to the value of the graphene thermal conductivity (k ≈ 600- While the I-V characteristics show excellent agreement between experiment and simulation, the temperature profiles provide additional insight into transport and energy dissipation. Best agreement is found near the hot spot locations, marked by arrows in Fig. 2d -f, but a slight discrepancy exists between temperature simulation and data near the metal electrodes. We attribute this in part to inhomogeneous doping and charge transfer on micron-long scales between the metal electrodes and graphene. 29, 30 In addition, recent work has also found that persistent Joule heating can lead to undesired charge storage in the SiO 2 near the contacts where the fields are highest, 31 resulting in a possible discrepancy between the experiments and model calculations.
Before moving on, we address a few simulation results which are related to, but not immediately apparent from the temperature measurements. The calculated carrier density profiles along the GFET at each biasing scenario are shown in the upper panels of Figs. 2d-f, respectively. The simulations confirm that temperature hot spots are always located at the position of minimum carrier density along the channel. This occurs near the grounded drain for hole conduction ( Fig. 2d ) and near the source for electron conduction (Fig. 2f ). In ambipolar operation (Fig. 2e) the hot spot forms approximately at x = -7.5 μm in both simulation and measured temperature, which is the crossing point of electron and hole concentrations. In this case, the temperature distribution is broader, also in good agreement with the thermal imaging data. Thus, the temperature measurement technique is an indicator of the electron and hole carrier concentrations, as well as the polarity of the graphene device. Combined with our simulation approach, non-invasive IR thermal imaging provides essential insight into the inhomogeneous charge density profile of the GFET channel under high bias conditions. In a sense, this finding is similar to the shift of electroluminescence previously observed in ambipolar carbon nanotubes. 32 However, due to the absence of an energy gap in monolayer graphene, carrier recombination at the pinch-off region results primarily in heat (phonon) dissipation rather than light (photon) emission. Fig. 3i vs. Fig. 2i insets) . This, in turn, alters the dependence of carrier densities on the electrostatic potential, and the magnitude of the thermally excited carrier concentration n th . 22 To take these into account, we include the effective mass m * ≈ 0. 3g-i) and temperature distributions of the bilayer GFET ( Fig. 3d-f ) show excellent agreement with the experimental data. As with the monolayer graphene device, the thermal imaging approach combined with coupled electrical-thermal simulations yields deeper insight into the carrier distributions, polarity, and energy dissipation of the device at high bias. In addition, the agreement between simulations and thermal imaging near the contacts is improved in bilayer graphene, suggesting this system is less sensitive to charge transfer 29, 30 or SiO 2 charge storage near the two electrodes.
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Before concluding, it is relevant to summarize both fundamental and technological implications of our findings. Of relevance to high-field transport in graphene devices, we found that the power dissipation is uneven, and that the hot spot depends both on device voltages and electrostatics, and the density of states (e.g. monolayer vs. bilayer). The location of the hot spot corresponds to that of minimum charge density in unipolar transport, and to that of charge neutrality in ambipolar operation. Interestingly, the hot spot can be controlled with the choice of voltages applied on the three terminals, such that independent thermal annealing of either the source or the drain, or of any region in between could be achieved, particularly in monolayer graphene. Temperature rise here is raw imaged data (T raw ) rather than actual graphene temperature (see Fig. 2 and Supplementary Information). (Fig. 2) , a direct consequence of the difference in the band structure and density of states ( Fig. 2i and Fig. 3i insets) . 
Sample Fabrication and Experimental Setup
We use mechanical exfoliation to deposit graphene onto 300 nm SiO 2 with n+ doped (2.5×10 19 cm -3 )
Si substrate, which also serves as the back-gate. 1 The substrate is annealed in a chemical vapor deposition (CVD) furnace at 400 ºC for 35 minutes in Ar/H 2 both before and after graphene deposition. 2 Graphene is located using an optical microscope with respect to markers, confirmed by Raman spectroscopy as shown in Fig. S1 , 3 and GFETs are fabricated by electron-beam (e-beam) lithography, as shown in Fig. 1 . Electrodes are deposited on the graphene by e-beam evaporation (0.6/20/20 nm Ti/Au/Pd). An additional ebeam lithography step is used to define 6 μm wide graphene channels, followed by an oxygen plasma etch. A 70 nm PMMA (polymethyl methacrylate) layer covers the samples to provide stable electrical characteristics. Electrical and thermal measurements are performed using a Keithley 2612 dual channel sourcemeter and the QFI InfraScope II infrared (IR) microscope, respectively. IR imaging is performed with the 15× objective which has a spatial resolution of 2.8 μm, pixel size of 1.6 μm, and temperature resolution ~0.1 o C after calibration. 4 All measurements are made with the IR scope stage temperature at T 0 = 70 °C.
Raman Spectroscopy and IR Imaging of GFETs

2-A. Raman Spectroscopy
The difference in the electronic band structure of monolayer and bilayer graphene can be detected by a shift in the Raman spectrum 2D band. Additionally, the 2D band Raman spectra of monolayer and bilayer graphene exhibit a single peak and four peaks respectively. In this study, Raman spectra were ob-tained using a Jobin Yvon LabRam HR 800-Raman spectrometer with a 633 nm laser excitation (power at the object: 3 mW, spot size: 1 μm) and a 100× air objective. Spectra were collected in eight iterations for 16 seconds each. Figure S1 shows the Raman spectra obtained from the GFETs in Fig. 1b , which are monolayer and bilayer GFETs respectively. The Lorentzian fit with the single peak in Fig. S1 gives us a peak frequency of 2643.9 cm -1 and a full width at half maximum of 33.6, in agreement with previous findings. 5 In Fig. S1b , a fit result (red curve) for the spectrum of the second sample gives us four relatively shifted peak positions (green curves) with respect to the average frequency of the two main peaks: -56.74, -10.38, 10.38, and 29.71 cm -1 . These are consistent with previous reports in bilayer graphene. 
2-B. Infrared (IR) Imaging of GFETs with the InfraScope II
The InfraScope II with a liquid nitrogen-cooled InSb detector provides thermal imaging over the 2-4 μm wavelength range, and working distances of about 1.5 cm with the 15× objective. Thermal mapping with is achieved by sequentially capturing images under different bias conditions. Therefore, the sample is mechanically fixed to the stage to prevent movement during measurements. The InfraScope sensitivity improves with increasing base temperature (T 0 ) of the stage because the number of photons emitted increase as T 0 3 . However, high temperatures can create convection air currents, resulting in a waved image. Therefore, the recommended stage temperature is between 70 and 90 o C. 4 Before thermal mapping the GFET, the sample radiance is acquired at the base temperature with no applied voltage (V GD = V SD = 0 V). The radiance image is used to calculate the emissivity of the sample at each pixel location before increasing the V SD bias. Figure S2 shows the emissivity image of (a) monolayer and (b) bilayer GFETs, where light blue colored regions indicate electrodes. After acquiring a radiance reference image, an unpowered temperature image is acquired to confirm the set-up as shown in Fig. S3a , where the temperature error is approximately ±0.5 o C. With these pre-conditions, we took thermal images under various applied voltages (Fig. S3b) .
The emissivity of the metal electrodes must be considered in order to resolve their temperature. For example, since the emissivity of polished Au is ~0.02 between T = 38-260 o C, QFI recommends a background stage temperature between 80 and 90 o C. 4, 6 In our experiment, we used electrodes with Pd (20 nm) on top of an Au layer (20 nm) to increase the resolution of the instrument over the contacts (the emissivity of Pd is ~0.17 between T = 93-399 o C). 
Heat Generation and Dissipation in GFET
In our simulation code, the temperature profile along the graphene channel is obtained numerically, using the uneven heat generation profile from the electrical transport (described in the main body of the manuscript). However, additional physical insight can be obtained if we consider a simpler scenario of uniform heat generation Q and long fin (longer than carrier scattering lengths) such that ballistic effects may be neglected. In this case, the temperature profile along the graphene can be understood with the simpler one-dimensional fin equation:
Given the geometry of the device, this suggests the temperature distribution has a characteristic spatial ("healing") length L H = (t ox t G k G /k ox ) 1/2 ≈ 0.2 μm, where t G ≈ 0.34 nm is the graphene thickness and k G ≈ 600 Wm -1 K -1 is the graphene thermal conductivity on SiO 2 . 8 The healing length is a measure of the lateral temperature diffusion from a heat source along the graphene. The small L H means the local heat generation in the graphene is minimally diffused laterally, and is smaller than our IR scope resolution. In other words, there is little lateral broadening of the hot spot, and the heat flow path is mostly directed downwards through the 300 nm SiO 2 layer. Thus, the temperature profile of the graphene qualitatively represents the heat generation profile.
3-A. Infrared Properties of PMMA, SiO 2 and Si Layers
Our devices are covered with a ~70 nm layer of PMMA to prevent spurious sample oxidation and significant shift in Dirac voltage (V 0 ) after repeated measurements. The transmittance of PMMA in the infrared has been previously measured and is ~90% for 800 nm thick films in the 2-4 μm wavelengths. 9 Thus, our thinner PMMA films are >99% transparent over our thermal IR imaging range.
To determine the near-infrared optical properties of the thermally grown SiO 2 layer and the Si substrate we calculated the wavelength-dependent absorption coefficient of thermally grown SiO 2 from the Lorentz-Drude oscillator model 10 of its near-IR dielectric function. The absorption coefficient is given by α(λ) = 4πn I /λ, where λ is the wavelength and n I the imaginary part of the complex refractive index. We also calculated the wavelength-dependent absorption coefficient for doped silicon using the free carrier absorption theory. 11 The measured input parameters for the carrier density and resistivity of the doped silicon are 2.5 × 10 19 cm -3 and 2.7 × 10 -3 Ω⋅cm respectively. The optical depth for SiO 2 and Si is given by 1/α(λ) and is shown in the plots of Fig. S4 .
Since the optical depth for SiO 2 of near-IR radiation in the region greatly exceeds the thickness of the SiO 2 layer (300 nm), we can assume that the SiO 2 is effectively transparent. The transparency of SiO 2 in this region has been confirmed experimentally by others. 12 On the other hand, we find that the optical depth for doped Si is much smaller and is of the order of ~10 μm, since the emission spectrum over the 2-4 μm range is heavily weighted toward the longer wavelengths. Moreover, the temperature in the Si is highest near the Si-SiO 2 interface, strongly weighing the number of IR imaged photons. Hence, we can assume that the IR Scope is effectively reading a thermal signal corresponding to a combination of the graphene temperature and that of the substrate near the Si-SiO 2 interface (see sections 3-B & 3-C below).
3-B. Finite Element Modeling of Heat Spreading in Substrate
In order to relate the imaged temperature with the actual temperature of the graphene transistor, we consider the calculations and schematic in Fig. S5 . The thermal resistance of the SiO 2 can be written as R ox = t ox /(k ox WL) ≈ 1417 K/W underneath the monolayer GFET, where k ox ≈ 1.4 Wm -1 K -1 is the thermal conductivity of SiO 2 in this temperature range. 13 The thermal boundary resistance between graphene and SiO 2 has recently been estimated 14 at ~10 -8 m 2 K/W, however this is a relatively small contribution (66 K/W or ~5%) compared to that from the 300 nm SiO 2 below the graphene, and from the silicon wafer. Figure S4 . Wavelength dependence of the optical depth of (left) thermally grown SiO 2 calculated using the Lorentz-Drude oscillator model and (right) heavily doped Si using the Free Carrier Absorption theory.
At the same time, the SiO 2 film is very thin with respect to the lateral extent of the large (W × L = 6 × 25.2 μm 2 ) monolayer graphene device, suggesting insignificant lateral heat spreading within the oxide.
Thus, the "thermal footprint" of the graphene at the Si/SiO 2 surface is still, to a very good approximation, equal to 6 × 25. 15 The ratio between the temperature rise of the graphene and that of the silicon surface can be estimated with the thermal resistance circuit shown in Fig. S5a as T G /T Si = 1 + R ox /R Si ≈ 2.9. A similar result is obtained and confirmed via finite element (FE) modeling of the heat spreading beneath the graphene sheet. A typical result is shown in Fig. S5b , and vertical temperature cross-sections through the graphene, SiO 2 and silicon are shown in Fig. S5c . The ratio between the temperature of the graphene and that of the Si/SiO 2 interface is once again found to be approximately 3:1, for graphene sheets of our dimensions, on 300 nm SiO 2 thickness.
3-C. Real Temperature of Graphene Sheet
When thermal imaging of the graphene (monolayer or bilayer) and the silicon substrate are initially calibrated at the same temperature (T G = T Si ), the power or radiance over the InfraScope wavelength range (2-4 μm) is the sum of the radiance from the graphene (G) and the silicon substrate (Si), given by P tot (T) = P G (T) + P Si (T). In general, the radiance is the integral of the emitted power per unit wavelength from 2 to 4 μm. Hence, the surface temperature as measured by the InfraScope is a function of the radiance i.e. T(P tot ). When the graphene is at the same temperature as the silicon, as during calibration, P G can be neglected because its emissivity (ϵ G ≈ 0.023 for monolayer and 0.046 for bilayer) is much smaller than that of silicon (ϵ Si ≈ 0.6, as obtained directly from the InfraScope). Hence, the emissivity as measured by the InfraScope is that of silicon at the same temperature.
However, when the temperature of the graphene increases during Joule heating (T G > T Si ), the radiation power from the graphene begins to contribute to the detected power in the InfraScope as shown in Figs. S6a (monolayer graphene) and b (bilayer graphene). But, the InfraScope still measures a single surface temperature T based on the total power emitted by the graphene and the Si surfaces with a single calibrated emissivity (of Si) (see Figs. S6c and d) . When the GFET undergoes Joule heating, we estimate the graphene temperature rise to be roughly R ΔT ~2.9 times the temperature rise in silicon, as discussed in stage temperature and ΔT G and ΔT Si are the temperature rise in the graphene and in the silicon, respectively. Therefore, the total radiance over the detectable wavelength range is given by P tot (T Stage +ΔT IR ) = P G (T Stage + R ΔT ΔT Si ) + P Si (T Stage + ΔT Si ) = f(ΔT G ) where ΔT IR is the temperature rise measured by the InfraScope i.e. the total radiance is a function of ΔT Si and thus, a bijective function of ΔT G . However, the relationship between ΔT IR and ΔT G does not lend itself to a closed form. So, in practice, ΔT G as a function of ΔT IR is determined by first computing the radiance for a given ΔT IR and then finding the corresponding ΔT Si and ΔT G for that computed radiance. In other words, ΔT G = f -1 (P tot (T Stage +ΔT IR )).
Since the InfraScope still uses the Si emissivity to get ΔT IR based on P tot , ΔT IR is always > ΔT Si . This occurs because the graphene introduces a contribution to the total radiance measured by the InfraScope when T G > T Si . As shown in Fig. S6e-f , we work backwards as explained earlier, and numerically convert the measured temperature to the actual temperature in the graphene based on the Planck radiation law accounting for the different emissivities of three materials (monolayer, bilayer graphene, and Si), and the geometrical factors explained in Section 3-B. 
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